Skip to main navigation Skip to search Skip to main content

Statistical study of SiON short MOSFET under Channel Hot Carrier stress

  • Universidad San Francisco de Quito

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Scopus citations

Abstract

In this work we study the threshold voltage variation (ΔVth) under a Channel Hot Carrier stress using a statistical approach. Therefore we measure the transistor threshold voltage on 60 different dies with stress up to 1000s. The devices have either 70-nm or 40-nm gate length. Based on this approach we extract the average and the dispersion of the ΔVth and link this variation to the defect caused by the degradation. An analysis using a power law model of the defect generation demonstrates that the CHC stress we are using results of larger oxide trap for shorter devices. Further we discuss the dispersion variation with the stress. Finally a study of the performance based on a model of the mobility degradation suggests that the different type of defects affect in the same the performance degradation.

Original languageEnglish
Title of host publicationProceedings of the 2016 IEEE ANDESCON, ANDESCON 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781509025312
DOIs
StatePublished - 27 Jan 2017
Event2016 IEEE ANDESCON, ANDESCON 2016 - Arequipa, Peru
Duration: 19 Oct 201621 Oct 2016

Publication series

NameProceedings of the 2016 IEEE ANDESCON, ANDESCON 2016

Conference

Conference2016 IEEE ANDESCON, ANDESCON 2016
Country/TerritoryPeru
CityArequipa
Period19/10/1621/10/16

Keywords

  • CMOS
  • channel hot carrier degradation
  • defect generation SiON
  • mobility
  • short channel device
  • statistic

Fingerprint

Dive into the research topics of 'Statistical study of SiON short MOSFET under Channel Hot Carrier stress'. Together they form a unique fingerprint.

Cite this