An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI

Ramiro Taco, Itamar Levi, Marco Lanuzza, Alexander Fish

Producción científica: Contribución a una revistaArtículorevisión exhaustiva

29 Citas (Scopus)

Resumen

The unique ability of dual-mode logic (DML) to self-adapt to computational needs by providing high speed and/or low energy consumption is demonstrated for the first time by silicon measurements in 28-nm fully depleted silicon on insulator. At the gate level, the DML design offers the possibility to operate either in the static mode to save energy or in the dynamic mode to increase speed, albeit with higher delay or energy consumption, respectively. In this paper, these two operational modes of the DML gates are optimally managed by a self-adjustment mechanism to increase speed or reduce the energy of gates/blocks in the design at run time. As a test case, a two-stage pipelined multiply-accumulate (MAC) circuit was selected to assess the advantages of DML in terms of speed, energy, and area as compared to a conventional CMOS design. We show that the self-adjusted DML MAC achieves both a performance boost of up to 92% and 16% less energy consumption than the equivalent standard CMOS implementation. The energy saved can be even greater (up to 35%) when the low-power (fully static) mode is enabled. In addition, the DML MAC occupies 25% less area.

Idioma originalInglés
Número de artículo8574058
Páginas (desde-hasta)560-568
Número de páginas9
PublicaciónIEEE Journal of Solid-State Circuits
Volumen54
N.º2
DOI
EstadoPublicada - feb. 2019
Publicado de forma externa

Huella

Profundice en los temas de investigación de 'An 88-fJ/40-MHz [0.4 V]-0.61-pJ/1-GHz [0.9 V] dual-mode logic 8 × 8 bit multiplier accumulator with a self-adjustment mechanism in 28-nm FD-SOI'. En conjunto forman una huella única.

Citar esto