Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework

Esteban Garzón, Raffaele De Rose, Felice Crupi, Lionel Trojman, Marco Lanuzza

Producción científica: Contribución a una revistaArtículorevisión exhaustiva

23 Citas (Scopus)

Resumen

This paper deals with the technology scalability of spin-transfer torque magnetic RAMs (STT-MRAMs)based on nanoscaled perpendicular magnetic tunnel junctions (MTJs)and FinFET technology. Our study was performed at different levels of abstraction, from device- up to architecture-level passing through a circuit-level analysis for the single memory bitcell. Simulation results obtained for a 512 KB cache memory show that scaling from the 28-nm down to the 20-nm technology node leads to reduced write latency (−20%)and lower energy consumption under both write (−36%)and read (−29%)accesses, while also ensuring an almost doubled integration density. This occurs at the expense of slightly reduced sensing margins and higher read latency (+5%), and of a degradation in the data retention capability owing to the reduced MTJ thermal stability.

Idioma originalInglés
Número de artículo111009
PublicaciónMicroelectronic Engineering
Volumen215
DOI
EstadoPublicada - 15 jul. 2019

Huella

Profundice en los temas de investigación de 'Assessment of STT-MRAM performance at nanoscaled technology nodes using a device-to-memory simulation framework'. En conjunto forman una huella única.

Citar esto