Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths

Inbal Stanger; Netanel Shavit; Ramiro Taco; Marco Lanuzza; Alexander Fish

doi:10.1109/TCSII.2020.3013331

Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths

Inbal Stanger^*
, Netanel Shavit
, Ramiro Taco
, Marco Lanuzza
, Alexander Fish

^*Autor correspondiente de este trabajo

Ingeniería Electrónica y Automatización

Bar Ilan University
University of Calabria

Producción científica: Contribución a una revista › Artículo › revisión exhaustiva

11 Citas (Scopus)

Resumen

This brief presents the unique capabilities of the multimode Dual Mode Logic (DML) design technique to define run-time adaptive datapaths to overcome process and environmental (i.e., temperature and voltage) variations. A proof-of-concept benchmark circuit is designed and fabricated in 65 nm technology. Measurements on 10 test chips, while considering supply voltages spanning 0.6V to 1.2V and temperature variations ranging from -40 °C to 125 °C confirm the effectiveness of this approach to compensate for severe process, voltage and temperature (PVT) variations.

Idioma original	Inglés
Número de artículo	9153856
Páginas (desde-hasta)	1639-1643
Número de páginas	5
Publicación	IEEE Transactions on Circuits and Systems II: Express Briefs
Volumen	67
N.º	9
DOI	https://doi.org/10.1109/TCSII.2020.3013331
Estado	Publicada - sep. 2020

Acceder al documento

10.1109/TCSII.2020.3013331

Otros archivos y enlaces

Enlace a la publicación en Scopus

Citar esto

@article{bd35fe4f35174749834415d67c40b53f,

title = "Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths",

abstract = "This brief presents the unique capabilities of the multimode Dual Mode Logic (DML) design technique to define run-time adaptive datapaths to overcome process and environmental (i.e., temperature and voltage) variations. A proof-of-concept benchmark circuit is designed and fabricated in 65 nm technology. Measurements on 10 test chips, while considering supply voltages spanning 0.6V to 1.2V and temperature variations ranging from -40 °C to 125 °C confirm the effectiveness of this approach to compensate for severe process, voltage and temperature (PVT) variations.",

keywords = "Dual mode logic (DML), PVT variation tolerance, adaptive circuits",

author = "Inbal Stanger and Netanel Shavit and Ramiro Taco and Marco Lanuzza and Alexander Fish",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2020",

month = sep,

doi = "10.1109/TCSII.2020.3013331",

language = "Ingl{\'e}s",

volume = "67",

pages = "1639--1643",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "9",

}

TY - JOUR

T1 - Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths

AU - Stanger, Inbal

AU - Shavit, Netanel

AU - Taco, Ramiro

AU - Lanuzza, Marco

AU - Fish, Alexander

PY - 2020/9

Y1 - 2020/9

N2 - This brief presents the unique capabilities of the multimode Dual Mode Logic (DML) design technique to define run-time adaptive datapaths to overcome process and environmental (i.e., temperature and voltage) variations. A proof-of-concept benchmark circuit is designed and fabricated in 65 nm technology. Measurements on 10 test chips, while considering supply voltages spanning 0.6V to 1.2V and temperature variations ranging from -40 °C to 125 °C confirm the effectiveness of this approach to compensate for severe process, voltage and temperature (PVT) variations.

AB - This brief presents the unique capabilities of the multimode Dual Mode Logic (DML) design technique to define run-time adaptive datapaths to overcome process and environmental (i.e., temperature and voltage) variations. A proof-of-concept benchmark circuit is designed and fabricated in 65 nm technology. Measurements on 10 test chips, while considering supply voltages spanning 0.6V to 1.2V and temperature variations ranging from -40 °C to 125 °C confirm the effectiveness of this approach to compensate for severe process, voltage and temperature (PVT) variations.

KW - Dual mode logic (DML)

KW - PVT variation tolerance

KW - adaptive circuits

UR - https://www.scopus.com/pages/publications/85090857156

U2 - 10.1109/TCSII.2020.3013331

DO - 10.1109/TCSII.2020.3013331

M3 - Artículo

AN - SCOPUS:85090857156

SN - 1549-7747

VL - 67

SP - 1639

EP - 1643

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 9

M1 - 9153856

ER -

Silicon Evaluation of Multimode Dual Mode Logic for PVT-Aware Datapaths

Resumen

Acceder al documento

Otros archivos y enlaces

Huella

Citar esto