Statistical study of SiON short MOSFET under Channel Hot Carrier stress

Lionel Trojman, Juan S. Acosta, Mario Ortega, Luis Miguel Procel

Producción científica: Capítulo del libro/informe/acta de congresoContribución a la conferenciarevisión exhaustiva

2 Citas (Scopus)

Resumen

In this work we study the threshold voltage variation (ΔVth) under a Channel Hot Carrier stress using a statistical approach. Therefore we measure the transistor threshold voltage on 60 different dies with stress up to 1000s. The devices have either 70-nm or 40-nm gate length. Based on this approach we extract the average and the dispersion of the ΔVth and link this variation to the defect caused by the degradation. An analysis using a power law model of the defect generation demonstrates that the CHC stress we are using results of larger oxide trap for shorter devices. Further we discuss the dispersion variation with the stress. Finally a study of the performance based on a model of the mobility degradation suggests that the different type of defects affect in the same the performance degradation.

Idioma originalInglés
Título de la publicación alojadaProceedings of the 2016 IEEE ANDESCON, ANDESCON 2016
EditorialInstitute of Electrical and Electronics Engineers Inc.
ISBN (versión digital)9781509025312
DOI
EstadoPublicada - 27 ene. 2017
Evento2016 IEEE ANDESCON, ANDESCON 2016 - Arequipa, Perú
Duración: 19 oct. 201621 oct. 2016

Serie de la publicación

NombreProceedings of the 2016 IEEE ANDESCON, ANDESCON 2016

Conferencia

Conferencia2016 IEEE ANDESCON, ANDESCON 2016
País/TerritorioPerú
CiudadArequipa
Período19/10/1621/10/16

Huella

Profundice en los temas de investigación de 'Statistical study of SiON short MOSFET under Channel Hot Carrier stress'. En conjunto forman una huella única.

Citar esto